'46A, '47A, 'LS47 feature

- Open-Collector Outputs Drive Indicators Directly
- Lamp-Test Provision
- Leading/Trailing Zero Suppression
- Lamp-Test Provision

'48, 'LS48

feature

Internal Pull-Ups Eliminate

Need for External Resistors


- Leading/Trailing Zero
  Suppression
- SN54LS47, SN54LS48 . . . FK PACKAGE (TOP VIEW)


'LS49

feature

Open-Collector Outputs


Blanking Input






NC - No internal connection

SN5446A, SN5447A, SN54LS47, SN5448, SN54LS48 . . . J PACKAGE SN7446A, SN7447A, SN7448 . . . N PACKAGE SN74LS47, SN74LS48 . . . D OR N PACKAGE (TOP VIEW) B 1 116 VCC



SN54LS49 . . . J OR W PACKAGE SN74LS49 . . . D OR N PACKAGE (TOP VIEW)



PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.





Copyright © 1988, Texas Instruments Incorporated


		DRIVER O	UTPUTS		TYPICAL	
TYPE	ACTIVE	OUTPUT	SINK	MAX	POWER	PACKAGES
	LEVEL	CONFIGURATION	CURRENT	VOLTAGE	DISSIPATION	
SN5446A	low	open-collector	40 mA	30 V	320 mW	J, W
SN5447A	low	open-collector	40 mA	15 V	320 mW	J, W
SN5448	high	2-kΩ pull-up	6.4 mA	5.5 V	265 mW	J,W
SN54LS47	low	open-collector	12 mA	15 V	35 mW	J, W
SN54LS48	high	2-kΩ pull-up	2 mA	5.5 V	125 mW	J, W
SN54LS49	high	open-collector	4 mA	5.5 V	40 mW	J, W
SN7446A	low	open-collector	40 mA	30 V	320 mW	J, N
SN7447A	low	open-collector	40 mA	15 V	320 mW	J, N
SN7448	high	2-kΩ pull-up	6.4 mA	5.5 V	265 mW	J, N
SN74LS47	low	open-collector	24 mA	15 V	35 mW	J, N
SN74LS48	high	2-kΩ pull-up	6 mA	5.5 V	125 mW	J, N
SN74LS49	high	open-collector	8 mA	5.5 V	40 mW	J, N

### • All Circuit Types Feature Lamp Intensity Modulation Capability

logic symbols<sup>†</sup>







<sup>†</sup>These symbols are in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown are for D, J, N, and W packages.




#### description

The '46A, '47A, and 'LS47 feature active-low outputs designed for driving common-anode LEDs or incandescent indicators directly. The '48, 'LS48, and 'LS49 feature active-high outputs for driving lamp buffers or common-cathode LEDs. All of the circuits except 'LS49 have full ripple-blanking input/output controls and a lamp test input. The 'LS49 circuit incorporates a direct blanking input. Segment identification and resultant displays are shown below. Display patterns for BCD input counts above 9 are unique symbols to authenticate input conditions.

The '46A, '47A, '48, 'LS47, and 'LS48 circuits incorporate automatic leading and/or trailing-edge zero-blanking control ( $\overline{RBI}$  and  $\overline{RBO}$ ). Lamp test ( $\overline{LT}$ ) of these types may be performed at any time when the  $\overline{BI}/\overline{RBO}$  node is at a high level. All types (including the '49 and 'LS49) contain an overriding blanking input ( $\overline{BI}$ ), which can be used to control the lamp intensity by pulsing or to inhibit the outputs. Inputs and outputs are entirely compatible for use with TTL logic outputs.

The SN54246/SN74246 and '247 and the SN54LS247/SN74LS247 and 'LS248 compose the  $\subseteq$  and the  $\subseteq$  with tails and were designed to offer the designer a choice between two indicator fonts.





SEGMENT

DECIMAL OR			INP	JTS			BI/RBO†			0	UTPUI	S			NOTE
FUNCTION	LT	RBI	D	с	в	Α		а	ь	c	d	е	f	g	
0	н	н	L	L	L	L	н	ON	ON	ON	ON	ON	ON	OFF	
1	н	х	L	L	Ł	н	н	OFF	ON	ON	OFF	OFF	OFF	OFF	
2	н	x	L	L	н	L	н	ON	ON	OFF	ON	ON	OFF	ON	
3	н	х	L	L	н	н	н	ON	ON	ON	ON	OFF	OFF	ON	
4	н	X	L	н	L	L	н	OFF	ON	ON	OFF	OFF	ON	ON	
5	н	x	L	н	L	н	н	ON	OFF	ON	ON	OFF	ON	ON	
6	н	X	L	н	н	Ĺ	н	OFF	OFF	ON	ON	ON	ON	ON	
7	н	X	L	н	н	н	н	ON	ON	ON	OFF	OFF	OFF	OFF	1
8	н	X	н	L	L	L	н	ON	ON	ON	ON	ON	ON	ON	
9	н	x	н	L	L	н	н	ON	ON	ON	OFF	OFF	ON	ON	
10	н	x	н	L	н	L	н	OFF	OFF	OFF	ON	ON	OFF	ON	
11	н	x	н	L	н	н	н	OFF	OFF	ON	ON	OFF	OFF	ON	
12	н	X	н	н	L	L	н	OFF	ON	OFF	OFF	OFF	ON	ON	
13	н	X	н	н	L	н	н	ON	OFF	OFF	ON	OFF	ON	ON	
14	н	x	н	н	н	L	н	OFF	OFF	OFF	ON	ON	ON	ON	1
15	н	x	н	н	н	н	н	OFF	OFF	OFF	OFF	OFF	OFF	OFF	
81	×	X	X	х	х	x	L	OFF	OFF	OFF	OFF	OFF	OFF	OFF	2
RBI	н	L	L	L	L	L	L	OFF	OFF	OFF	OFF	OFF	OFF	OFF	3
LT	L	x	x	х	х	х	н	ON	ON	ON	ON	ON	ON	ON	4

#### '46A, '47A, 'LS47 FUNCTION TABLE (T1)

H = high level, L = low level, X = irrelevant

NOTES: 1. The blanking input (BI) must be open or held at a high logic level when output functions 0 through 15 are desired. The ripple blanking input (RBI) must be open or high if blanking of a decimal zero is not desired.

2. When a low logic level is applied directly to the blanking input (BI), all segment outputs are off regardless of the level of any other input.

3. When ripple-blanking input (RBI) and inputs A, B, C, and D are at a low level with the lamp test input high, all segment outputs go off and the ripple-blanking output (RBO) goes to a low level (response condition).

4. When the blanking input/ripple blanking output (BI/RBO) is open or held high and a low is applied to the lamp-test input, all segment outputs are on.

 $^{\dagger}\overline{\text{BI}/\text{RBO}}$  is wire AND logic serving as blanking input ( $\overline{\text{BI}}$ ) and/or ripple-blanking output ( $\overline{\text{RBO}}$ ).



SDLS111 - MARCH 1974 - REVISED MARCH 1988

												_			
DECIMAL OR			INPL	JTS			BI/RBO†			οι	JTPU'	rs			NOTE
FUNCTION	LT	RBI	D	С	В	A		а	b	с	d	e	f	g	
0	н	н	L	L	L,	L	н	H	Н	н	Н	н	н	L	
1	н	X	L	L	L	н	н	L	н	н	L	L	L	L	
2	н	X	L	L	н	L	н	н	н	L	н	н	L	н	
3	н	X	L	L	н	н	н	Н	н	н	Н	L	L	н	
4	н	X	L	н	L	L	Н	L	н	н	L	L	Н	н	
5	н	X	L	н	L	н	н	н	L	н	н	L	Н	H	
6	н	X	L	н	н	L	н	L	L	н	н	н	н	н	
7	н	X	L	н	н	H	н	Н	н	Н	L	L	L	L	1
8	н	X	н	L	L	L	н	н	Н	Н	Н	H	н	н	•
9	Н	X	н	L	L	н	н	н	н	н	L	L	н	н	
10	н	X	н	L	н	L	н	L	L	L	н	н	L	н	
11	н	X	н	L	н	H	н	L	L	Н	н	L	L	Н	
12	Н	X	н	Н	L	L	н	L	Н	L	L	L	н	н	
13	н	X	H	н	L	н	н	н	L	L	н	L	н	н	
14	н	X	н	н	н	L	н	L	L	L	н	н	н	н	
15	н	X	H.	н	н	н	н	L	L	L	L	L	L	L	
BI	X	X	X	Х	Х	Х	L	L	L	L	L	L	L	L	2
RBI	н	L	L .	L	L	L	L L	L	L	L	L	L	L	L	3
LT	L	X	X	х	х	х	н	н	н	Н	H	Н	Н	н	4

'48, 'LS48 FUNCTION TABLE (T2)

H = high level, L = low level, X = irrelevant

NOTES: 1. The blanking input (BI) must be open or held at a high logic level when output functions 0 through 15 are desired. The ripple-blanking input (RBI) must be open or high, if blanking of a decimal zero is not desired.

2. When a low logic level is applied directly to the blanking input (BI), all segment outputs are low regardless of the level of any other input.

3. When ripple-blanking input (RBI) and inputs A, B, C, and D are at a low level with the lamp-test input high, all segment outputs go low and the ripple-blanking output (RBO) goes to a low level (response condition).

4. When the blanking input/ripple-blanking output (BI/RBO) is open or held high and a low is applied to the lamp-test input, all segment outputs are high.

+BI/RBO is wire-AND logic serving as blanking input ( $\overline{BI}$ ) and/or ripple-blanking output ( $\overline{RBO}$ ).

				FUN	стю	N TA	BLE	(T3)					
DECIMAL		11	IPUT	s				οι	JTPU	тѕ			NOTE
FUNCTION	D	С	в	Α	BĪ	а	b	С	d	е	f	g	
0	L	L	L	L	н	н	Н	Н	Н	Н	н	L	
1	L	L	L	н	H	L	Н	н	L	L	L	L	
2	L	L	н	L	н	н	н	L	н	н	L	н	
3	L	L	н	н	н	н	н	Н	Н	L	L	H	
4	L	Н	L	L	н	L	Н	Н	L	L	н	н	
5	L	н	Ł	н	н	н	L	н	H	L	Н	н	
6	L	н	н	L	н	L	L	н	н	Н	н	н	
7	L	Н	H	н	Н	н	<u> </u>	<u> </u>	L	L	L	<u> </u>	1
8	н	L	L	Ľ	н	н	н	н	н	н	н	н	
9	н	L	L	н	н	н	н	н	L	L	н	н	
10	н	L	н	L	н	L	L	L	н	н	L	Н	
11	н	L	H	H	н	L	L	<u></u> H	<u> </u>	L	L	Н	
12	н	Н	Ł	L	н	L L	н	L	Ł	L	н	н	
13	н	н	L	н	н	н	L	L	н	L	н	н	
14	н	н	н	L	н	L	L	L	н	н	н	Н	
15	н	н	н	H	Н	L_			<u> </u>	_L	L	<u> </u>	
BI	X	Х	X	Х	L	L	L	L	<u> </u>	L	L		2

'LS49 NOTION TABLE (T2)


H = high level, L = low level, X = irrelevant

NOTES: 1. The blanking input (BI) must be open or held at a high logic level when output functions 0 through 15 are desired.

2. When a low logic level is applied directly to the blanking input (BI), all segment outputs are low regardless of the level of any other input.




logic diagrams (positive logic)



Pin numbers shown are for D, J, N, and W packages.


logic diagrams (continued)



Pin numbers shown are for D, J, N, and W packages.



#### schematics of inputs and outputs




A




SDLS111 – MARCH 1974 – REVISED MARCH 198

## schematics of inputs and outputs


#### 'LS47, 'LS48, 'LS49



'LS47



'LS49







BI/RBO

'LS47, 'LS48, 'LS49

EQUIVALENT OF BI/RBO

20 kΩ


NOM

Vcc

10 kΩ

NOM

'LS48



SDLS111 – MARCH 1974 – REVISED MARCH 1988

#### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, V <sub>CC</sub> (see Note 1)	
Input voltage	
Operating free-air temperature range: SN5446A, SN5447A	
Storage temperature range	$-65^{\circ}C$ to $150^{\circ}C$

NOTE 1: Voltage values are with respect to network ground terminal.

#### recommended operating conditions

		5	SN5446A			SN5447A			N7446	Α	5	UNIT		
		MIN	NOM	MAX	MIN	NOM	MAX	MIN	NOM	MAX	MIN	NOM	MAX	
Supply voltage, V <sub>CC</sub>		4.5	5	5.5	4.5	5	5.5	4.75	5	5.25	4.75	5	5.25	V
Off-state output voltage, VO(off)	a thru g			30			15			30			15	V
On-state output current, IO(on)	a thru g			40			40			40			40	mA
High-level output current, IOH	BI/RBO			-200			-200			-200			-200	μA
Low-level output current, IOL	BI/RBO			8			8			8			8	mA
Operating free-air temperature, T	4	-55		125	-55		125	0		70	0		70	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	PARAMETER		TEST CONDIT	TIONS <sup>†</sup>	MIN	TYP‡	MAX	UNIT
⊻ін	High-level input voltage				2			V
VIL	Low-level input voltage						0.8	V
VIK	Input clamp voltage		V <sub>CC</sub> = MIN, I <sub>I</sub> =	—12 mA			-1.5	V
VOH	High-level output voltage	BI/RBO	V <sub>CC</sub> = MIN, V <sub>IH</sub> V <sub>IL</sub> = 0.8 V, I <sub>OH</sub>		2.4	3.7		v
VOL	Low-level output voltage	BI/RBO	V <sub>CC</sub> = MIN, V <sub>IH</sub> V <sub>IL</sub> = 0.8 V, I <sub>OL</sub>	1		0.27	0.4	v
IO(off)	Off-state output current	a thru g	V <sub>CC</sub> = MAX, V <sub>IH</sub> V <sub>IL</sub> = 0.8 V, V <sub>O</sub> (				250	μA
V <sub>O(on)</sub>	On-state output voltage	a thru g	V <sub>CC</sub> = MIN, V <sub>IH</sub> V <sub>IL</sub> = 0.8 V, I <sub>O</sub> (c			0.3	0.4	v
ų į	Input current at maximum input voltage	Any input except BI/RBO	V <sub>CC</sub> = MAX, V <sub>i</sub> =	= 5.5 V			1	mA
<sup>1</sup> ІН	High-level input current	Any input except BI/RBO	V <sub>CC</sub> = MAX, V <sub>1</sub> =	= 2.4 V			40	μA
μL	Low-level input current	Any input except BI/RBO	V <sub>CC</sub> = MAX, VI =	= 0.4 V			-1.6	mA
		BI/RBO	]				4	
IOS	Short-circuit output current	BI/RBO	V <sub>CC</sub> = MAX				-4	mA
ICC	Supply current		V <sub>CC</sub> = MAX, See Note 2	SN54' SN74'		64 64	85 103	mA

<sup>†</sup>For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

<sup>‡</sup>All typical values are at  $V_{CC} = 5 V$ ,  $T_A = 25^{\circ}C$ .

NOTE 2:  $I_{CC}$  is measured with all outputs open and all inputs at 4.5 V.

#### switching characteristics, $V_{CC} = 5 V$ , $T_A = 25^{\circ}C$

	PARAMETER	TEST CONDITIONS	MIN TYP	MAX	UNIT
toff	Turn-off time from A input			100	ns
ton	Turn-on time from A input	$C_{L} = 15  \text{pF}, R_{L} = 120  \Omega,$		100	113
toff	Turn-off time from RBI input	See Note 3		100	ns
ton	Turn-on time from RBI input			100	113

SDLS111 - MARCH 1974 - REVISED MARCH 1988

## absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, VCC (see Note 1)				 							7V
Input voltage				 							5.5 V
Operating free-air temperature range: SN	N5448			 							–55°C to 125°C
SN	N7448			 							$ 0^{\circ}C \text{ to } 70^{\circ}C$
Storage temperature range		 •	•	 •	•	 •	 •	•	•••	•	–65°C to 150°C

NOTE 1: Voltage values are with respect to network ground terminal.

### recommended operating conditions

			SN5448	3		UNIT		
		MIN	NOM	MAX	MIN	NOM	MAX	UNIT
Supply voltage, V <sub>CC</sub>		4.5	5	5.5	4.75	5	5.25	V
	a thru g			-400			-400	μA
High-level output current, IOH	BI/RBO			-200			200	<u> </u>
	a thru g			6.4			6.4	mA
Low-level output current, IOL	BI/RBO	1		8			8	
Operating free-air temperature, TA		-55		125	0		70	°C

## electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	PARAMETER		TEST CONI	DITIONS	MIN	TYP‡	MAX	UNIT
⊻ін	High-level input voltage				2			V
VIL	Low-level input voltage						0.8	V
VIK	Input clamp voltage		V <sub>CC</sub> = MIN, I	= -12 mA			-1.5	V
VOH	High-level output voltage	a thru g BI/RBO	V <sub>CC</sub> = MIN, V V <sub>II</sub> = 0.8 V, I <sub>C</sub>		2.4 2.4	4.2		v
10	Output current	a thru g	V <sub>CC</sub> = MIN, V Input conditions	o = 0.85 V,	-1.3	2		mA
VOL	Low-level output voltage	•	V <sub>CC</sub> = MIN, V V <sub>IL</sub> = 0.8 V, I <sub>C</sub>			0.27	0.4	v
ų	Input current at maximum input voltage	Any input except BI/RBO	V <sub>CC</sub> = MAX, V	i = 5.5 V			1	mA
Чн	High-level input current	Any input except BI/RBO	V <sub>CC</sub> = MAX, V	′ <sub>I</sub> = 2.4 ∨			40	μA
ηĽ	Low-level input current	Any input except BI/RBO BI/RBO	V <sub>CC</sub> = MAX, V	′I = 0.4 V			-1.6	mA
los	Short-circuit output current	BI/RBO	V <sub>CC</sub> = MAX				-4	
lcc	Supply current	•	V <sub>CC</sub> = MAX, See Note 2	SN5448 SN7448		53 53	76 90	-l mA

<sup>†</sup> For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

<sup>‡</sup>All typical values are at  $V_{CC} = 5 V$ ,  $T_A = 25^{\circ}C$ .

NOTE 2: ICC is measured with all outputs open and all inputs at 4.5 V.

## switching characteristics, $V_{CC} = 5 V$ , $T_A = 25 °C$

PARAMETER	TEST CONDITIONS	MIN	түр	MAX	UNIT
<sup>t</sup> PHL Propagation delay time, high-to-low-level output from A input				100	ns
tPLH Propagation delay time, low-to-high-level output from A input	$C_{L} = 15 \text{ pF}, R_{L} = 1 \text{ k}\Omega$			100	
tPHL Propagation delay time, high-to-low-level output from RBI input	See Note 3			100	ns
<sup>t</sup> PLH Propagation delay time, low-to-high-level output from RBI input				100	



SDLS111 – MARCH 1974 – REVISED MARCH 1988

### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, V <sub>CC</sub> (see Note 1)	· · · · · · · · · · · · · · · · · · ·
Input voltage	
Current forced into any output in the off state	
Operating free-air temperature range: SN54LS47	
SN74LS47	$ 0^{\circ}C to 70^{\circ}C$
Storage temperature range	$\cdots$ $-65^{\circ}$ C to $150^{\circ}$ C

NOTE 1: Voltage values are with respect to network ground terminal.

#### recommended operating conditions

		S	N54LS4	17	S	N74LS4	17	UNIT
		MIN	NOM	MAX	MIN	NOM	MAX	
Supply voltage, V <sub>CC</sub>		4.5	5	5.5	4.75	5	5.25	V
Off-state output voltage, VO(off)	a thru g			15			15	V
On-state output current, IO(on)	a thru g			12			24	mA
High-level output current, IOH	BI/RBO			-50			-50	μA
Low-level output current, IOL	BI/RBO			1.6			3.2	mA
Operating free-air temperature, T <sub>A</sub>		-55		125	0		70	°c

### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

					S	17					
	PARAMETER		TEST CON	IDITIONS <sup>†</sup>	MIN	N54LS4	MAX	MIN	TYP	MAX	UNIT
VIH	High-level input voltage				2			2			v
VIL	Low-level input voltage						0.7			0.8	V
VIK	Input clamp voltage		V <sub>CC</sub> = MIN,	I <sub>I</sub> =18 mA			-1.5			-1.5	V
v <sub>он</sub>	High-level output voltage	BI/RBO	V <sub>CC</sub> = MIN, V <sub>IL</sub> = V <sub>IL</sub> max,	V <sub>IH</sub> = 2 V, I <sub>OH</sub> = -50 μA	2.4	4.2		2.4	4.2		v
VOL	Low-level output voltage	BI/RBO	V <sub>CC</sub> = MIN, V <sub>IH</sub> = 2 V,	l <sub>OL</sub> = 1.6 mA		0.25	0.4		0.25	0.4	v
-01	_on or output for togo	51,1100	VIL = VIL max	I <sub>OL</sub> = 3.2 mA					0.35	0.5	
lO(off)	Off-state output current	a thru g	V <sub>CC</sub> = MAX, V <sub>IL</sub> = V <sub>IL</sub> max,	V <sub>IH</sub> = 2 V, V <sub>O(off)</sub> = 15 V			250			250	μA
V <sub>O(on)</sub>	On-state output voltage	a thru q	V <sub>CC</sub> = MIN, V <sub>IH</sub> = 2 V,	l <sub>O(on)</sub> = 12 mA		0.25	0.4		0.25	0.4	v
0(01)			VIL = VIL max	<sup>1</sup> O(on) = 24 mA					0.35	0.5	
li –	Input current at maximur	n input voltage	V <sub>CC</sub> = MAX,	V <sub>I</sub> = 7 V			0.1			0.1	mA
ЦН	High-level input current		V <sub>CC</sub> = MAX,	V <sub>I</sub> = 2.7 V			20			20	μA
կլ	Low-level input current	Any input except BI/RBO	V <sub>CC</sub> = MAX,	V <sub>I</sub> = 0.4 V			-0.4			-0.4	mA
		BI/RBO					-1.2			-1.2	
IOS	Short-circuit output current	BI/RBO	V <sub>CC</sub> = MAX		-0.3		-2	-0.3		-2	mA
ICC	Supply current		V <sub>CC</sub> = MAX,	See Note 2		7	13		7	13	mA

<sup>†</sup>For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

‡All typical values are at  $V_{CC} = 5 V$ ,  $T_A = 25^{\circ}C$ . NOTE 2:  $I_{CC}$  is measured with all outputs open and all inputs at 4.5 V. switching characteristics,  $V_{CC} = 5 V$ ,  $T_A = 25 °C$ 

	PARAMETER	TEST CONDITIONS	MIN	ТҮР	MAX	UNIT
toff	Turn-off time from A input				100	
ton	Turn-on time from A input	$C_{L} = 15 \text{ pF}, \text{ R}_{L} = 665 \Omega,$			100	ns
toff	Turn-off time from RBI input, outputs (a-f) only	See Note 3			100	
ton	Turn-on time from RBI input, outputs (a-f) only				100	ns



SDLS111 – MARCH 1974 – REVISED MARCH 1988

## absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, VCC (see Note 1)	 7 V
Input voltage	 1 V
Operating free-air temperature range: SN54LS48	 5°C
SN74LS48	 JC
	 °C

NOTE 1: Voltage values are with respect to network ground terminal.

#### recommended operating conditions

		s	N54LS4	18	S	ТИИ		
		MIN	NOM	MAX	MIN	NOM	MAX	
Supply voltage, V <sub>CC</sub>		4.5	5	5.5	4.75	5	5.25	V
	a thru g			-100			-100	μA
igh-level output current, 1 <sub>OH</sub>	BI/RBO			-50			-50	μ <i>μ</i> Α
······································	a thru g			2			6	mA
ow-level output current, IOL	BI/RBO			1.6			3.2	
Operating free-air temperature, TA		-55		125	0		70	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

				DITIONIST	S	N54LS4	8	S	UNIT		
	PARAMETER		TEST CON	DITIONS	MIN	түр‡	MAX	MIN	TYP‡	MAX	UNIT
VIH	High-level input voltage		1		2			2			V
VIL	Low-level input voltage						0.7			0.8	V
VIK	Input clamp voltage		V <sub>CC</sub> = MIN,	l <sub>1</sub> = -18 mA			-1.5			-1.5	V
V <sub>OH</sub>	High-level output voltage	a thru g and BI/RBO	V <sub>CC</sub> = MIN, V <sub>IL</sub> = V <sub>IL</sub> max,	••••	2.4	4.2		2.4	4.2		v
۱ <sub>0</sub>	Output current	a thru g	V <sub>CC</sub> = MIN, Input conditions	$V_{O} = 0.85 V$ , as for $V_{OH}$	-1.3	-2	-	-1.3	-2		mA
		a thru a	$V_{CC} = MIN,$	1 <sub>0L</sub> = 2 mA		0.25	0.4		0.25	0.4	v
N.		a thru g	V <sub>IH</sub> = 2 V, V <sub>IL</sub> = V <sub>IL</sub> max	IOL = 6 mA					0.35	0.5	
VOL	Low-level output voltage	BI/RBO	$V_{CC} = MIN,$	I <sub>OL</sub> = 1.6 mA		0.25	0.4		0.25	0.4	v
		ыльо	V <sub>IH</sub> = 2 V, V <sub>IL</sub> = V <sub>IL</sub> max	I <sub>OL</sub> = 3.2 mA					0.35	0.5	
4	Input current at maximum input voltage	Any input except BI/BRO	V <sub>CC</sub> = MAX,	V <sub>1</sub> = 7 V			0.1			0.1	mA
ін	High-level input current	Any input except BI/RBO	V <sub>CC</sub> = MAX,	V <sub>I</sub> = 2.7 V			20			20	μA
μL	Low-level input current	Any input except BI/RBO	V <sub>CC</sub> = MAX,	V <sub>I</sub> = 0.4 V			-0.4			-0.4	mA
•-		BI/RBÔ					-1.2			-1.2	]
IOS	Short-circuit output current	BI/RBO	V <sub>CC</sub> = MAX		-0.3		-2	-0.3		-2	mA
1cc	Supply current	-	V <sub>CC</sub> = MAX,	See Note 2		25	38		25	38	mA

<sup>†</sup>For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

<sup>‡</sup>All typical values are at  $V_{CC}$  = 5 V, T<sub>A</sub> 25°C.

NOTE 2: I<sub>CC</sub> is measured with all outputs open and all inputs at 4.5 V.

switching characteristics,	$V_{CC} = \xi$	5V,	TΑ	= 25°C
----------------------------	----------------	-----	----	--------

PARAMETER	TEST CONDITIONS	MIN	ТҮР	MAX	UNIT
<sup>t</sup> PHL Propagation delay time, high-to-low-level output from A input	$C_{L} = 15 \text{ pF}, R_{L} = 4 \text{ k}\Omega,$			100	ns
tpLH Propagation delay time, low-to-high-level output from A input	See Note 3			100	113
tPHL Propagation delay time, high-to-low-level output (a-f only) from RBI input	$C_{L} = 15 \text{ pF}, \text{ R}_{L} = 6 \text{ k}\Omega,$			100	ns
tPLH Propagation delay time, low-to-high-level output (a-f only) from RBI input	opagation delay time, low-to-high-level output (a-f only) from RBI input See Note 3			100	



SDLS111 – MARCH 1974 – REVISED MARCH 1988

## absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, V <sub>CC</sub> (see Note 1)										 								7 V
Input voltage										 								7 V
Current forced into any output in the off state										 							•	1 mA
Operating free-air temperature range: SN541 S49										 				!	55°	´C t	to 1	125°C
SN741 S49			-							 						JC	το	
Storage temperature range	•	-	•	•	•	-	•	-	-	 	-			-6	55	Ct	01	150°C

NOTE 1: Voltage values are with respect to network ground terminal.

#### recommended operating conditions

	s	N54LS	19	s	UNIT		
	MIN	NOM	MAX	MIN	NOM	MAX	0
Supply voltage, V <sub>CC</sub>	4.5	5	5.5	4.75	5	5.25	V
High-level output voltage, V <sub>OH</sub>			5.5			5.5	V
Low-level output current, IOL			4			8	mA
Operating free-air temperature, T <sub>A</sub>	-55		125	0		70	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST COM	DITIONS	S	N54LS4	9	S	N74LS4	19	
		TEST COM	ADITION2,	MIN	ТҮР‡	MAX	MIN	түр‡	MAX	UNIT
VIH	High-level input voltage			2			2			V
VIL	Low-level input voltage					0.7			0.8	V
VIK	Input clamp voltage	V <sub>CC</sub> = MIN,	l <sub>l</sub> = -18 mA			-1.5			-1.5	V
юн	High-level output current	V <sub>CC</sub> = MIN, V <sub>1L</sub> = V <sub>1L</sub> max,	V <sub>IH</sub> = 2 V, V <sub>OH</sub> = 5.5 V			250			250	μА
VOL	Low-level output voltage	$V_{CC} = MIN,$ $V_{IH} = 2 V,$	IOL = 4 mA		0.25	0.4		0.25	0.4	V
		Vil = Vil max	1 <sub>0L</sub> = 8 mA	-				0.35	0.5	] `
Ц	Input current at maximum input voltage	V <sub>CC</sub> = MAX,	V1 = 7 V			0.1			0.1	mA
ιн	High-level input current	V <sub>CC</sub> = MAX,	VI = 2.7 V			20			20	μA
1IL	Low-level input current	V <sub>CC</sub> = MAX,	V1 = 0.4 V			-0.4			-0.4	mA
lcc	Supply current	V <sub>CC</sub> = MAX,	See Note 2		8	15		8	15	mA

<sup>†</sup>For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions. ‡All typical values are at  $V_{CC} = 5 V$ ,  $T_A = 25^{\circ}C$ . NOTE 2: I<sub>CC</sub> is measured with all outputs open and all inputs at 4.5 V.

#### switching characteristics, $V_{CC} = 5 V$ , $T_A = 25 °C$

	PARAMETER	TEST CONDITIONS	MIN	ТҮР	MAX	UNIT
<sup>t</sup> PHL Propagation delay	time, high-to-low-level output from A input	$C_{L} = 15 \text{ pF}, R_{L} = 4 \text{ k}\Omega,$			100	
tPLH Propagation delay	time, low-to-high-level output from A input	See Note 3			100	ns
tPHL Propagation delay	time, high-to-low-level output (a-f only) from RBI input	$C_L = 15 \text{ pF}, R_L = 6 \text{ k}\Omega,$			100	
tPLH Propagation delay	time, low-to-high-level output (a-f only) from RBI input	See Note 3			100	ns





15-Apr-2017

## PACKAGING INFORMATION

Orderable Device	Status	Package Type	-	Pins	-		Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
5962-9856401QEA	ACTIVE	CDIP	J	16	1	TBD	A42	N / A for Pkg Type	-55 to 125	5962-9856401QE A	Samples
										SNJ5447AJ	
5962-9856401QFA	ACTIVE	CFP	W	16	1	TBD	A42	N / A for Pkg Type	-55 to 125	5962-9856401QF	Samples
										A	bampies
700450454				40	4	TDD	A 40	N / A fan Dise Tures	55 to 405	SNJ5447AW	
7604501EA	ACTIVE	CDIP	J	16	1	TBD	A42	N / A for Pkg Type	-55 to 125	7604501EA SNJ54LS47J	Samples
SN5447AJ	ACTIVE	CDIP	J	16	1	TBD	A42	N / A for Pkg Type	-55 to 125	SN5447AJ	Samples
											Samples
SN54LS47J	ACTIVE	CDIP	J	16	1	TBD	A42	N / A for Pkg Type	-55 to 125	SN54LS47J	Samples
SN54LS49J	ACTIVE	CDIP	J	14	1	TBD	A42	N / A for Pkg Type	-55 to 125	SN54LS49J	Samples
SN7447AN	ACTIVE	PDIP	N	16	25	Pb-Free	CU NIPDAU	N / A for Pkg Type	0 to 70	SN7447AN	Sl
						(RoHS)					Samples
SN7447ANE4	ACTIVE	PDIP	Ν	16	25	Pb-Free	CU NIPDAU	N / A for Pkg Type	0 to 70	SN7447AN	Samples
	A O T N (5	2010		- 10		(RoHS)				10/7	
SN74LS47D	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	LS47	Samples
SN74LS47DG4	ACTIVE	SOIC	D	16	40	Green (RoHS	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	LS47	<b>a</b> 1
	-			_	-	& no Sb/Br)				-	Samples
SN74LS47DR	ACTIVE	SOIC	D	16	2500	Green (RoHS	CU NIPDAU	Level-1-260C-UNLIM		LS47	Samples
						& no Sb/Br)					
SN74LS47N	ACTIVE	PDIP	N	16	25	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type	0 to 70	SN74LS47N	Samples
SN74LS47NE4	ACTIVE	PDIP	N	16	25	Pb-Free	CU NIPDAU	N / A for Pkg Type	0 to 70	SN74LS47N	<b>C</b> 1
	-					(RoHS)		5 51			Samples
SN74LS47NSR	ACTIVE	SO	NS	16	2000	Green (RoHS	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	74LS47	Samples
						& no Sb/Br)					
SNJ5447AJ	ACTIVE	CDIP	J	16	1	TBD	A42	N / A for Pkg Type	-55 to 125	5962-9856401QE A	Samples
										A SNJ5447AJ	
SNJ5447AW	ACTIVE	CFP	W	16	1	TBD	A42	N / A for Pkg Type	-55 to 125	5962-9856401QF	Samples
										A	Samples
										SNJ5447AW	



15-Apr-2017

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
SNJ54LS47FK	ACTIVE	LCCC	FK	20	1	TBD	POST-PLATE	N / A for Pkg Type	-55 to 125	SNJ54LS 47FK	Samples
SNJ54LS47J	ACTIVE	CDIP	J	16	1	TBD	A42	N / A for Pkg Type	-55 to 125	7604501EA SNJ54LS47J	Samples
SNJ54LS49J	ACTIVE	CDIP	J	14	1	TBD	A42	N / A for Pkg Type	-55 to 125	SNJ54LS49J	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

<sup>(5)</sup> Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.



## PACKAGE OPTION ADDENDUM

15-Apr-2017

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

#### OTHER QUALIFIED VERSIONS OF SN5447A, SN54LS47, SN7447A, SN74LS47 :

• Catalog: SN7447A, SN74LS47

• Military: SN5447A, SN54LS47

NOTE: Qualified Version Definitions:

#### Catalog - TI's standard catalog product

• Military - QML certified for Military and Defense Applications

# PACKAGE MATERIALS INFORMATION

www.ti.com

Texas Instruments

## TAPE AND REEL INFORMATION





## QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal		

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74LS47DR	SOIC	D	16	2500	330.0	16.4	6.5	10.3	2.1	8.0	16.0	Q1

TEXAS INSTRUMENTS

www.ti.com

# PACKAGE MATERIALS INFORMATION

10-Sep-2015



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74LS47DR	SOIC	D	16	2500	333.2	345.9	28.6

LEADLESS CERAMIC CHIP CARRIER

FK (S-CQCC-N\*\*) 28 TERMINAL SHOWN



NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.

- C. This package can be hermetically sealed with a metal lid.
- D. Falls within JEDEC MS-004



D (R-PDSO-G16)

PLASTIC SMALL OUTLINE



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AC.



4211283-4/E 08/12

# D (R-PDSO-G16) PLASTIC SMALL OUTLINE Stencil Openings (Note D) Example Board Layout (Note C) –16x0,55 -14x1,27 -14x1,27 16x1,50 5,40 5.40 Example Non Soldermask Defined Pad Example Pad Geometry (See Note C) 0,60 .55 Example 1. Solder Mask Opening (See Note E) -0,07 All Around

NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
  E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



## MECHANICAL DATA

## PLASTIC SMALL-OUTLINE PACKAGE

#### 0,51 0,35 ⊕0,25⊛ 1,27 8 14 0,15 NOM 5,60 8,20 5,00 7,40 $\bigcirc$ Gage Plane ₽ 0,25 7 1 1,05 0,55 0°-10° Δ 0,15 0,05 Seating Plane — 2,00 MAX 0,10PINS \*\* 14 16 20 24 DIM 10,50 10,50 12,90 15,30 A MAX A MIN 9,90 9,90 12,30 14,70 4040062/C 03/03

NOTES: A. All linear dimensions are in millimeters.

NS (R-PDSO-G\*\*)

**14-PINS SHOWN** 

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



J (R-GDIP-T\*\*) 14 LEADS SHOWN

CERAMIC DUAL IN-LINE PACKAGE



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. This package is hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
- E. Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, GDIP1-T18 and GDIP1-T20.

W (R-GDFP-F16)

CERAMIC DUAL FLATPACK



- NOTES: A. All linear dimensions are in inches (millimeters).
  - B. This drawing is subject to change without notice.
  - C. This package can be hermetically sealed with a ceramic lid using glass frit.
  - D. Index point is provided on cap for terminal identification only.
  - E. Falls within MIL STD 1835 GDFP2-F16



# N (R-PDIP-T\*\*)

PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



NOTES:

- A. All linear dimensions are in inches (millimeters).B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- $\triangle$  The 20 pin end lead shoulder width is a vendor option, either half or full width.



#### **IMPORTANT NOTICE**

Texas Instruments Incorporated (TI) reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.

TI's published terms of sale for semiconductor products (http://www.ti.com/sc/docs/stdterms.htm) apply to the sale of packaged integrated circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and services.

Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduced documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyers and others who are developing systems that incorporate TI products (collectively, "Designers") understand and agree that Designers remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Designers have full and exclusive responsibility to assure the safety of Designers' applications and compliance of their applications (and of all TI products used in or for Designers' applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, with respect to their applications, Designer has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. Designer agrees that prior to using or distributing any applications that include TI products, Designer will thoroughly test such applications and the functionality of such TI products as used in such applications.

TI's provision of technical, application or other design advice, quality characterization, reliability data or other services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using TI Resources in any way, Designer (individually or, if Designer is acting on behalf of a company, Designer's company) agrees to use any particular TI Resource solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

Designer is authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNER AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 16949 and ISO 26262), TI is not responsible for any failure to meet such industry standard requirements.

Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must ensure compliance with safety-related requirements and standards applicable to their applications. Designer may not use any TI products in life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use. Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S.

TI may expressly designate certain products as completing a particular qualification (e.g., Q100, Military Grade, or Enhanced Product). Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications and that proper product selection is at Designers' own risk. Designers are solely responsible for compliance with all legal and regulatory requirements in connection with such selection.

Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer's noncompliance with the terms and provisions of this Notice.

> Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2017, Texas Instruments Incorporated